

- Click in the field ``c'down" above to set a countdown.
- Click on the button below to start the countdown and the local time.


Start/Stop Timer

People involved:

Paul Arts, Jacques Bloch, Hans Deinhart, Peter Georg, Benjamin Glaessle, Simon Heybrock, Yu Komatsubara, Robert Lohmayer, Simon Mages, Bernhard Mendl, Nils Meyer Alessio Parcianello, Dirk Pleiter, Florian Rappl, Mauro Rossi, Norbert Sommer, Giampietro Tecchiolli, Tilo Wettig, Gianpaolo Zanier

Operational Costs Rise Dramatically

WW Spending on Servers, Power and Cooling, and Management/Administration




IDC
Analyze the Future

(Taken from crn.com)

At that time, this meant:

- Cell Processor (IBM)
- Custom network
- indirect water cooling

Indirect water cooling







- Very tricky to program
- Development process involved a lot of manpower (but we did learn a lot)

Intermediate project with a different aim:

- Cold water cooling still costs money
- Need standard hardware,
- but aim for even higher energy efficiency: use hot water cooling

Joint Project with IBM: remodel standard hardware
for hot water cooling (65°C inlet temperature)



Achievements:

- Energy reuse w/ adsorption chiller
- running stable with high water temperatures

Our goals for QPACE 2:

- Build the “best” machine for LQCD
- Be energy efficient
- Keep costs moderate

Processor: Intel's Knights Corner (KNC)


- 16 GBytes memory
- clock speed of 1.238 GHz
- 512 bit wide registers
- not bootable
- runs Linux
- PCIe2 endpoint

- 61 Cores
- peak performance of 1.2 TFlop/s (double precision)
- 4-way hyperthreading

Need to use at least 2 threads per core to get full performance, as instructions from a thread can only be issued every other cycle.

Main concept for a compute node:


- one efficient (weak) host CPU as PCIe root complex
- several KNCs
4 in our case
- Infiniband HCA
dual port FDR (2x 56 Gbit)
- connect everything with a PCIe switch




Board design, mechanical design:

- Industry partner: Eurotech (Amaro, Italy)
 - known from QPACE 1
 - board design
 - mechanical design
 - board manufacturing
- mechanical manufacturing:
in-house


Midplane with PCIe switch and connectors




Host with CPU socket and BMC




KNC, interposer and roll-bond heatsink



KNC sandwich (takes time & effort)








A “brick”














Put together *one* Rack

- 64 bricks
- makes 265 KNCs
- ≈ 300 TFLOP/S
- ≈ 80 kW power consumption








Lesson learned from
idatacool:
Temperature spread
rather large.

Care for the “weak”
nodes to avoid
throttling.

Lecture Notes in Computer Science Volume 7905, 2013, pp 383-394 iDataCool: HPC with Hot-Water Cooling and Energy Reuse

[arXiv: 1309.4887](https://arxiv.org/abs/1309.4887)



Lesson learned from
idatacool:


Low temperature
difference between die
and water is hard to
achieve.


Go for warm water
cooling.

Lecture Notes in Computer Science Volume 7905, 2013, pp 383-394 iDataCool: HPC with Hot-Water Cooling and Energy Reuse

[arXiv: 1309.4887](https://arxiv.org/abs/1309.4887)

Cooling Infrastructure





Collect all sensor data in Cassandra

- pH
- conductivity
- pressure
- flow rate
- CPU temps
- Voltages
- ...



System is diskless. Netboot:

- PXE boot (syslinux)
- syslinux fetches kernel, initial ramdisk
- userland via NFS (NFS root filesystem)
- KNC specific software via NFS or Lustre

QPACE 2 and Domain Decomposition on the Intel Xeon Phi

Paul Arts, Jacques Bloch, Peter Georg, Benjamin Glaessle, Simon Heybrock, Yu Komatsubara, Robert Lohmayer, Simon Mages, Bernhard Mendl, Nils, Meyer Alessio Parcianello, Dirk Pleiter, Florian Rappl, Mauro Rossi, Stefan Solbrig, Giampietro Tecchiolli, Tilo Wettig, Gianpaolo Zanier


[arXiv:1502.04025](#)


Lattice QCD with Domain Decomposition on Intel Xeon Phi Co-Processors


Simon Heybrock (Regensburg U.), Bálint Joó (Jefferson Lab), Dhiraj D. Kalamkar (Intel, Bangalore), Mikhail Smelyanskiy (Intel, Santa Clara), Karthikeyan Vaidyanathan (Intel, Bangalore), Tilo Wettig (Regensburg U.), Pradeep Dubey (Intel, Santa Clara)

[arXiv:1412.2629](#)

Lattice Links







from arXiv:1412.2629

Code

- Chroma runs
- Multigrid runs satisfactory (S.Heybrock).
- QDP threaded (J.Bloch)
- Rewrite of other parts would offer speedup compared to the one in QDP e.g., Wuppertal smearing.
- use SLURM as queueing system

Thank you for your
attention!