


CMS L1 Trigger Upgrades for the HL-LHC



CMS L1 Trigger System


Trigger: Complex decision in few μs !

Level 1 Trigger (L1T)

- Receives detector data at the full 40MHz collision rate of LHC.
- Performs a fast reconstruction of each event.
- Determines whether the event should be read out from the detector.

--- Initially reconstructs particles within one sub-detector (regional)
---- Finally combines all information for a global picture of the event before the trigger decision (global)

- **Task: inspect detector information and provide a first decision on whether to keep the event or throw it out**




- Detector data not (all) promptly available
 - Selection function highly complex
- $\Rightarrow T(\dots)$ is evaluated by successive approximations, the **TRIGGER LEVELS**
(possibly with zero dead time)


CMS L1 TRIGGER

- *Event rate increases with instantaneous luminosity (L)*
- Task of Trigger is to judiciously identify interesting events out of much larger number of mundane events, AND within an extremely short time so as not to lose the next event which may be interesting again!
- **Note that occurrence of interesting event is completely random.**
- Main challenges at high L (by 2028 expect $5-7 * 10^{34}/\text{cm}^2/\text{s}$)
 - a) large data throughput from the detector at a collision rate of 40 MHz
 - b) $12 \mu\text{s}$ (presently $4 \mu\text{s}$) latency to combine information from all subsystems
- **Dedicated all-FPGA hardware systems with time-multiplexed architecture**
- The first layer of the trigger requires a powerful, flexible and compact processing cards positioned at the backend of the detector readout system
 - ➔ custom-made hardware based on ATCA (Advanced Telecommunication Architecture)

Board map



Hardware efforts : Peripheral Boards for APd1



APd1 –Advanced Processor demo board-The Main calorimeter Trigger Board powered by a VU13P (Virtex 13 Ultrascale) FPGA with 2.5M logic cells and 100 bidirectional links upto 28Gbps

--- Three daughter boards that are mezzanine of this Main board are ESM,IPMC and ELM (now Kria) board

ESM- Ethernet Switch Module

IPMC -Intelligent Platform Management controller

The above multilayer electronic boards were made in collaboration with Indian Industries (Micropack and Peninsula Electronics, and Electrowing @Bengaluru) and the quality control of all of them done in house labs

Mezzanine boards from TIFR


- **IPMC (Intelligent Platform Management Controller)**

- Negotiates with crate for power, connectivity
- Controls power, monitors board conditions via sensors
- Monitoring Hardware –System Temperature and Power Supply
- Provides lower level configuration support (Recovery Control) I,e Booting ,Restarting and Shutting down the Server
- Logging-Out of range /failure states of the system
- The IPMC is responsible for power-up and environmental monitoring of the ATCA card, including voltage and temperature.


- **Ethernet Switch (ESM)**

Connects the on-board endpoints such as the Linux & IPMC to the crate switch in an ATCA hub slot via back-plane connection (1000BASE-T is standard)

ESM (Ethernet Switch Module) test setup





ESM BOARD MADE IN INDIA



Device similar to Ethernet hub.

- It is intelligent than hub since it remembers the physical addresses of the devices connected to it.
- Micro semi gigabit layer-2 switch:
 - Four integrated copper PHY ports
 - Two 1G SGMII ports
- +3.3V power source
- 256Kb flash on-board flash storage.
- 34x40 mm footprint


ESM firmware updating



- Asix Forte Programmer used to update the firmware(the HEX code) to the onboard switch Processor via the Flash interface

IPMC (Intelligent Platform Management Controller) Boards

**IPMC BOARD
MADE IN INDIA**



- Non-ATCA-based test fixture with some simple FPGA firmware to exercise the IPMC board and verify proper connectivity on all pins to screen the production lots, so that boards that are given to ATCA users have this first generic level of testing

IPMC Features

- Commercial IPMC solutions are available, but are insufficient for the APx card series, which require faster response times to faults, wider input/output options, and additional monitoring features.
- The custom IPMC is based on a Xilinx ZYNQ System-on-Chip (SoC) device in a 244-pin mini Dual In-line Memory Module (MiniDIMM) form factor
- .
- Running a Real Time Operating System (RTOS), the ARM Cortex-A series-based CPU is powerful enough to support TCP/IP connections for network-based I/O, firmware upgrades, and a Joint Test Action Group (JTAG) controller that can assist with main board debug.
- Fast ADC channels integrated with the ZYNQ programmable FPGA logic can quickly detect fault conditions on the board and support rapid intervention to prevent damage in the event of over-temperature conditions or power supply faults, including a waveform capture capability around the time of the fault.

IPMC Testing at TIFR



```
Terminal
ZYNQ part      : 7z014s
HW serial     : unset
SW revision   : fallback-7z014s-v0.9.6
Build date    : Wed Apr 29 16:02:44 EDT 2020
Build host    : jtikalsky@sonata.hep.wisc.edu
Build conf    : Debug
OS version    : FreeRTOS V10.0.1

*****
^[[24;80ROutput of 'network.status':
network.status
Network status: Link is UP, interface is UP
MAC Address: d8:47:8f:ee:7c:35
IP Address: 192.168.0.101
Netmask: 255.255.255.0
Gateway: 192.168.0.1
TX bytes: 2820 (2.75 KiB)
RX bytes: 4136 (4.04 KiB)
Checksum Err (emac): 0

Valid Firmware found
Valid IP found: 192.168.0.101
```



```
Terminal
## Test 85: IPMC pin 55 to CTRL pin 55
## Test 86: IPMC pin 146 to CTRL pin 55
## Test 87: IPMC pin 32 to CTRL pin 24
## Test 88: IPMC pin 50 to CTRL pin 154
## Test 89: IPMC pin 82 to CTRL pin 50
## Test 90: IPMC pin 243 to CTRL pin 204
## Test 91: IPMC pin 188 to CTRL pin 243
## Test 92: IPMC pin 46 to CTRL pin 188
## Test 93: IPMC pin 152 to CTRL pin 46
## Test 94: IPMC pin 187 to CTRL pin 30
## Test 95: IPMC pin 120 to CTRL pin 64
## Test 96: IPMC pin 212 to CTRL pin 120
## Test 97: IPMC pin 221 to CTRL pin 90
## Test 98: IPMC pin 37 to CTRL pin 221
## Test 99: IPMC pin 198 to CTRL pin 159
## Test 100: IPMC pin 166 to CTRL pin 198
## Test 101: IPMC pin 92 to CTRL pin 44
## Test 102: IPMC pin 47 to CTRL pin 214
## Test 103: IPMC pin 79 to CTRL pin 47
- END OF TESTING -
Summary: 216/217 tests passed. 1 faults detected.
Fault: Hardware Address is invalid (expected 0x73, read 0xff)
Valid Pin connectivity test passed
Enter to exit...
```

Trigger Algorithms and Firmware development

Development of Trigger Algorithm for HF

- The high luminosity upgrade of the Large Hadron Collider (HL-LHC) will result in significantly increased collision rates, producing about 200 simultaneous interactions per bunch crossing, known as pileup.
- To handle this, the CMS experiment will upgrade its Level-1 (L1) trigger system, using custom hardware, including FPGAs and SoMs, to process data in real-time from the tracker, high-granularity calorimeter, and other subsystems.
- Our team did develop the firmware for the incorporation of data from the Hadron Forward (HF) Calorimeter in L1 Trigger, with particle clustering and pileup mitigation achieved using the Pileup Per Particle Identification (PUPPI) algorithm

· (Poster by Pranav Govekar) :Ref

Summary


- **310 IPMC boards successfully tested at TIFR after fabrication in Indian industries (Micropack and Electrowing) and delivered to CERN**
- **600 ESM boards successfully tested at TIFR after fabrication in Peninsula electronics@Bangalore and sent to CERN**
- **Additional 100 ESM boards were fabricated in Peninsula directly by CERN collaboration team and tested at TIFR**
- **Additional 140 IPMC boards were ordered by CERN directly with electrowing. Delivered to CERN after testing at TIFR**
- **Setup a stand alone test stand at CERN for testing the IPMC boards (During my recent CERN visit in Feb 2026)**
- **L1 Trigger HF Firmware development completed with hardware testing done**

Acknowledgement to our Team

Kajari Mazumdar, M.R.Patil, Mangesh Kolwakar, Pramod Pathare, ,Pranav Govekar,Aravind S. & other EHEP colleagues

SPARE SLIDES

ESM + Carrier Board architecture



Why ATCA (Advanced Telecommunication Architecture) in HEP

The focus on high availability and reliability, the large bandwidth offered by the shelf backplane, and the large availability of electrical power and thermal dissipation make ATCA systems very attractive for use in high energy physics experiments, where extreme detector read-out rate, low latency, high availability and limited physical space occupation are requirements for the successful installation and operation of the back-end systems of the detectors.